


## Architecture of a Magnet Safety System using a CompactRIO and LabVIEW for the STAARQ magnet test stand in CEA Saclay

- **Philippe De Antoni**, S. Trieste, Y. Le Noa and F. Molinié
- **Irfu/DIS/LEI**
  - Irfu: Institute of Research into the Fundamental Laws of the Universe*
  - DIS: Systems Engineering Department*
  - LEI: instrumental electronics laboratory*


- **STAARQ magnet test stand overview**
- **MSS hardware**
  - Digital MSS cabinet architecture
  - Analog front end and Compact RIO layout
- **MSS software**
  - Main specifications and architecture
  - MSS core in the FPGA
  - Interface FPGA /  $\mu$ P
  - $\mu$ P code functionalities and architecture
  - Compact RIO Resource usages
- **Conclusion**

# STAARQ – Magnet Test stand – Overview drawing


## Magnet installation




Logic signals



## Magnet Safety system and Acquisition



Magnet analog measurements



Ethernet


User Interface of the Digital MSS



User Interface of the analog MSS




SPI



User Interface of the acquisition




Ethernet




Storage Area Network



# Digital MSS – Cabinet and interfaces overview



# Subsystem's interconnections



# Analog Front End chassis


## 2 Channels

- Gain 1 to 500 - Bandwidth = 1 kHz
- $\pm 10$  V differential outputs/channel
- $\pm 10$  V single ended outputs/channel
- Isolation working voltage = 3,5 kV



## 8 boards by chassis

- The chassis works like an isolated voltmeter
- 16 channels




## Module NI 9220 in the cRIO

- 16 ADC - 16 Bit
- Simultaneous sampling
- $F_s = 100$  kHz
- $\pm 10$  V differential input




Sawtooth 1 Hz, 1 mVpp,  $G=20.9$



## Measurements acquired with the digital MSS

- Digital filter bandwidth = 100 Hz
- **Worst case configuration**
- HV input bridge attenuation = 10
- High input impedance to sustain 3.5kV permanently


Sawtooth 1 Hz, 40  $\mu$ Vpp,  $G=20.9$



# Front end chassis with ADC – Next generation - 1


## General specifications

- 24 channels Front end chassis with a high working voltage = 4,2 kV
- Separation of the isolated DC-DC power supplies from the ADCs
- Front-end chassis runs in stand alone – The compactRIO only reads the measurements when ready



# Front end chassis with ADC – Next generation - 2

- Each chassis has a control board to run the acquisition with the ADC and the reading with the cRIO
- Master Chassis
  - Provides the **CS\*** and the **Clock** to trigger and read the 24 ADC of each chassis (local and internal operations)
  - Processes the **CS\***, **Clock** and **Data Ready** signals for the data reading of the 2 chassis by the compact RIO
- Slave Chassis
  - Run in parallel with the master chassis





## The MSS software is implemented in a cRIO 9039

- The cRIO chassis must run in stand alone mode after the power up
- The MSS core for the quench detection must be embedded in a FPGA
  - Objective of reliability
- All the others MSS functions are embedded in the FPGA or in the  $\mu$ P with Linux real time, depending on the architecture and the needs.

### Examples:

- Writing of the MSS parameters in the MSS core at cRIO power-up (normal operations) or during MSS tuning (magnet commissioning)


MSS parameters: Offset, Gain, Coefficients of the equations, voltage and time thresholds

- Circular buffer with the pre-trigger and post-trigger functionalities to record the quench incident
- Others ...


# CompactRIO – General architecture

## MSS Software

The MSS software is split in 4 layers




PC User Interface




## cRIO 9039 hardware architecture

(Source National Instrument)



## cRIO 9039



**NI 9474**  
8 Logic Out (24V)

**NI 9423**  
8 Logic In (24V)

**NI 9220**  
• 16 ADC – 16 bits  
• +/- 10V  
• Fs = 100 kHz

Fast Discharge


■ Bstop  
■ Reset MSS

Magnet analog measurements

# General software architecture

Magnet analog measurements

- Sampling at Fe=100 kHz




- MSS software is split in 4 layers
- Each layer is independent from the upper one
- UI -> LabVIEW
- RT -> LabVIEW Real Time
- MSS core, HUB -> LabVIEW FPGA

- MSS Supervision
- Normal running or Tuning
  - Monitoring cRIO



4 \* Networkstreams  
(FIFO mechanism using TCP/IP)

Ethernet





# MSS core – Procedure to design the stages


- For each stage**
- Specifications
  - VI FPGA code design
  - Test bench




- When all the stages are designed and tested**
- FPGA compilation
  - Reports analysis (Timing, ...)

## Example: Design of the one channel voltage comparator


### 1. Specifications of the voltage comparator



### 2. VI Code of the Volt. Comp.




### 3. VI FPGA test bench with the calculation of the ticks number



Building of an Execution Node

### 4. Test bench




# HUB – General description

## HUB

- Interface between MSS core and RT
  1. Data stream of MSS datas ( $F_{s1}$ ) toward the circular buffer
  2. Data stream of MSS datas ( $F_{s2}$ ) toward the UI
  3. Data stream of MSS parameters (50 mS) toward the UI and MSS parameters writing
  4. Slow control operations
    - Monitoring DMA overflows and Reset of DMA monitoring
    - Interlock between the FPGA and RT when the circular is recording
    - Out logic toward the PLC of the RT watchdog state
    - Reset MSS from the UI
    - ---
  
- The number of FPGA top levels Controls & indicators are minimized to save FPGA resources
  
- Design methodology comparable to the MSS core

Controls & Indicators work like asynchronous registers



Example of a DMA FIFO mechanism for the data stream






Table 6: Kintex-7 FPGA Feature Summary by Device

Device	Logic Cells	Configurable Logic Blocks (CLBs)		DSP Slices <sup>(2)</sup>	Block RAM Blocks <sup>(3)</sup>			CMTs <sup>(4)</sup>	PCIe <sup>(5)</sup>	GTXs	XADC Blocks	Total I/O Banks <sup>(6)</sup>	Max User I/O <sup>(7)</sup>
		Slices <sup>(1)</sup>	Max Distributed RAM (Kb)		18 Kb	36 Kb	Max (Kb)						
XC7K70T	65,600	10,250	838	240	270	135	4,860	6	1	8	1	6	300
XC7K160T	162,240	25,350	2,188	600	650	325	11,700	8	1	8	1	8	400
XC7K325T	326,080	50,950	4,000	840	890	445	16,020	10	1	16	1	10	500
XC7K355T	356,160	55,650	5,088	1,440	1,430	715	25,740	6	1	24	1	6	300

- 48 measurement channels
- 24 equations :  $a \cdot x - b \cdot y$
- Down-sampling filters 10kHz to 1kHz not implemented in the HUB

Reports  
Summary

Compilation completed successfully.

Device Utilization

-----

Total Slices: 58,1% (29605 out of 50950)  
 Slice Registers: 31,0% (126291 out of 407600)  
 Slice LUTs: 32,0% (65306 out of 203800)  
 Block RAMs: 4,3% (19 out of 445)  
 DSP48s: 13,5% (113 out of 840)

Timing

-----

80MHz (Used by non-diagram components): 80,00 MHz (Met MHz maximum)  
 40 MHz Onboard Clock: 40,00 MHz (Met MHz maximum)

200 MSS parameters (U32) using logic resources

Reports  
Summary

Compilation completed successfully.

Device Utilization

-----

Total Slices: 34,1% (17358 out of 50950)  
 Slice Registers: 11,6% (47092 out of 407600)  
 Slice LUTs: 21,9% (44654 out of 203800)  
 Block RAMs: 8,1% (36 out of 445)  
 DSP48s: 2,3% (19 out of 840)

Timing

-----

40 MHz Onboard Clock: 40,00 MHz (Met MHz maximum)  
 80MHz (Used by non-diagram components): 80,00 MHz (Met MHz maximum)

400 MSS parameters (U32) using RAM Blocks

✓ No timing violation in the design





- **MSS hardware architecture is modular for the scalability**
- **MSS software is split in 4 layers from the FPGA to the UI**
  - Each layer is independent from the upper one
  - Each layer follows a modular organization to facilitate the modifications and the adding of new functions
  - The MSS core in the FPGA runs in stand alone mode
- **Next stages of the digital MSS project**
  - Tests with simulated quench signals
  - Test with the quadripole Q4 short (Hi-LUMI)
    - Measurements only
    - No connection with the breakers
    - October 2019
  - Deployment for the STAARQ test facility
    - As a redundant MSS of an analog MSS
    - Exploitation april 2021